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(57) ABSTRACT 
A phased-array antenna that includes a photonic beamformer 
is disclosed. In some embodiments, a front stage of electrical 
domain processing applies a 16-to-1 signal-combination 
ratio, a single stage of photonic beamforming applies a 4-to-1 
signal-combination ratio, and a passive, electrical-domain, 
signal combiner applies a 32-to-1 signal-combination ratio. 
109 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ 
l | 
l Front-End, E-Domain | 
| Antenna E-Domain Photonic Passive | I 
l 102 , Processing _> Beamformers 3igna| l > To Satelhte 
| * Elements Combiners l Recelvers | m m : 
l 





_ 225200 a582M% 
A|_ 6&5Teméesmwm 538912:2  __ 268m :995smsoam
_ 
Patent Application Publication Aug. 1, 2013 Sheet 2 0f 13 US 2013/0194134 Al 




Patent Application Publication Aug. 1, 2013 Sheet 3 0f 13 US 2013/0194134 A1 
wa/zmemm 2:25 

Patent Application Publication Aug. 1, 2013 Sheet 5 0f 13 US 2013/0194134 A1 
2: x£29950 861 






Patent Application Publication Aug. 1, 2013 Sheet 8 0f 13 US 2013/0194134 A1 
664/670 
Patent Application Publication Aug. 1, 2013 Sheet 9 0f 13 US 2013/0194134 A1 
53891 26mm 2m EOE965 
Now 3mm@3128 ->=6H_
coaso?coéw 
/ §éw :81 mg
/ 
mi 2% / §mom - .I"
46mm 
omw 
99891 526mm 2m EOE29m 
05 / ENE? -158
5:928 <Nww %46% 
239323 hwéesmwm wow 
4/ Two? 
Patent Application Publication Aug. 1, 2013 Sheet 10 0f 13 US 2013/0194134 A1 
6&5 R528.1 smsovm 





$23 mséesmwm2:921 ./Twmm 858558,,‘ 56 098585 6:2 0J$23 926%M  
" 225:65 $3891 580969585.EOE%
\_ |||||||||||||||||||||||||||||||||||| Id. 
\ 
\ $22 2: 51/7
3% 
\ \\\\\\\\\\\\\\\\\/\452 \\\\\\\\\\\\\\\\\§ \\\\\\\\\\\\\\\\ 

Patent Application Publication Aug. 1, 2013 Sheet 12 0f 13 US 2013/0194134 A1 
EEQEQQ =2 526cmgamma
TTTTTTTT‘U ‘U ‘U 
@2 QQELQEQBNM as“.22% 
Patent Application Publication Aug. 1, 2013 Sheet 13 0f 13 US 2013/0194134 A1 
2255 N 
a @2588 6am mammal 526cm 
a “22$ 
m?www ‘ QMMWE EZEQEQE MW
A| Q2 7 99891 
ewéesmwm A| 526a 259: .m 65.20; 526261 5263mm 79% 79.9 
US 2013/0194134 A1 
ELECTRONICALLY-STEERED KU-BAND 
PHASED ARRAY ANTENNA COMPRISING 
AN INTEGRATED PHOTONIC 
BEAMFORMER 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
[0001] This case claims the bene?t of US. Patent Applica 
tion 61/542,385, ?led Oct. 3, 2011 (Attorney Docket: 130 
001PROV) and is incorporated herein by reference. 
FIELD OF THE INVENTION 
[0002] The present invention relates to phased-array anten 
nas. 
BACKGROUND OF THE INVENTION 
[0003] Mobile satellite communications, such as aeronau 
tic/avionic satellite communications, require loW-pro?le and 
light-Weight antenna systems. The antenna systems used for 
such applications are usually electronically-steered phased 
arrays. Such systems desirably provide instantaneous recep 
tion of the full Ku-band (10.7-12.75 GHz), squint-free, and 
seamless beam steering, as Well as polarization agility. 
[0004] It is quite challenging to produce an antenna system 
having multi-gigahertz instantaneous bandWidth, compact 
form factor, light Weight, and large beam-scanning range via 
beam formers that use only electronics-based technologies. 
As a consequence, phased-array antenna systems using pho 
tonic beamformers have been proposed. Compared to all 
electrical-domain antenna systems, systems that incorporate 
photonic circuits can be more compact size and have lighter 
Weight, among other bene?ts. 
SUMMARY OF THE INVENTION 
[0005] The present invention provides an electronically 
steered phased-array antenna that avoids some of the costs 
and drawbacks of currently proposed phased-array antennas 
that incorporate photonic beamformers. 
[0006] The illustrative embodiment of the present inven 
tion is a phased-array receive antenna that includes, as its 
salient elements: (i) an antenna, (ii) front-end, electrical 
domain processing elements, (iii) photonic beamformers, and 
(iv) tWo passive, electrical-domain, signal combiners. 
[0007] The antenna consists of a plurality of antenna ele 
ments. In the illustrative embodiment, the antenna elements 
are patch antennas. Each patch antenna is sensitive to tWo 
orthogonal polarizations and generates tWo signals consistent 
thereWith in response to receiving a transmission, such as a 
Ku-band satellite transmission. 
[0008] System performance dictates the number of antenna 
elements that are required. The illustrative embodiment 
incorporates 2048 antenna elements Which are organized into 
a plurality of “tiles,” each of Which comprises an 8><8 array of 
antenna elements. The antenna elements are quite small; each 
tile, Which consists of 64 antenna elements, is about 10 cen 
timeters square. The tiles are arranged in a someWhat circular 
pattern Within a frame that is about 60 to 80 centimeters in 
diameter. 
[0009] The 2048 antenna elements of the illustrative 
embodiment each generate tWo signals With orthogonal, lin 
ear polarizations (one “X”-polarized and the other “Y”-po 
larized) for a total of 4096 signals When they receive a Ku 
band transmission. The phased-array antenna system must 
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combine these signals so that ultimately tWo signalsione of 
each polarityiremain. These tWo signals are then processed 
by a satellite receiver. 
[0010] Combining these multiple thousands of signals 
requires various processing elements and operations, such as, 
for example, signal ampli?cation, frequency doWn conver 
sion, delay, polarization conversion, and, of course, signal 
combination. 
[0011] Although these operations are not unique in terms of 
existing proposals for phased-array antenna systems incorpo 
rating photonic circuits, it Will be appreciated that there are a 
large number of potential approaches for processing the sig 
nals. For example, there are a variety of Ways in Which the 
processing can be distributed betWeen the electrical and opti 
cal domains. Furthermore, there are many options in terms of 
What particular signal-combination ratio is adopted at any 
given stage of the processing. Also, there are a variety of Ways 
to group the various antenna elements for signal processing. 
[0012] All approaches to this problem are not equal. The 
challenge facing the inventors Was to develop an architecture 
and processing methodology that, in addition to achieving 
certain system performance goals, Would reduce the cost of 
the system and improved antenna ?exibility With respect to 
existing proposals. 
[0013] An earlier architecture (authored by some of the 
present inventors) for a phased-array antenna that incorpo 
rates photonic beamformers Was organized as folloWs. The 
antenna comprised 2048 antenna elements arranged into 
thirty-two 8x8 arrays, each array de?ning a tile. The same 
number of antenna elements (2048) and the same arrange 
ment (thirty-tWo 8><8 arrays) has been adopted by the present 
inventors for use in the illustrative embodiment. 
[0014] The earlier architecture processed the signals in six 
teen groups of four antenna elements. Each 8><8 array Was 
thus logically divided into sixteen groups of four antenna 
elements each. Signal processing, including a 4-to-1 signal 
combination ratio, Was applied to the signals generated by the 
four antenna elements. Focusing on only one of the signal 
polarities for simplicity, this reduced the sixty-four signals 
generated by the antenna elements in a given tile to sixteen 
signals. In other Words, the original 2048 signals (focusing on 
only one polarity) Were reduced to 512 signals. That com 
pleted the front-end, electrical-domain signal processing. 
[0015] The sixteen signals (from a given tile) Were then 
processed in a 16><1 photonic beamformer. The beamformer 
applied delays to the sixteen signals being processed, thereby 
accounting for the spatial separation betWeen the sixteen 
groups of four antenna elements that generated those signals. 
The beamformer provided a 16-to-1 signal-combination 
ratio, thereby reducing the sixteen signals to a single output 
signal. Thirty-two of such 16><1 photonic beamformers Were 
required to process the sixteen signals from each of the thirty 
tWo tiles. Thus the number of signals (of one particular polar 
ity) Was reduced from 512 to 32; that is, one signal per tile. 
[0016] FolloWing this ?rst stage of photonic beamforming, 
the signals Were subjected to a second stage of photonic 
beamforming in a single 32><1 beamformer. Before entering 
the second stage, the signals Were converted back to the 
electrical domain and then sent to the modulators of the 
second stage beamformer to “re-generate” the optical signals. 
This Was required because laser light generated by each of the 
32 separate lasers (for the 32 separate ?rst stage 16><1 beam 
formers) is not be coherent. In the second stage, delays Were 
applied to each of the thirty-tWo signals to account for the 
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spatial separation between the tiles and the signals Were com 
bined to a single optical signal. That signal Was then con 
verted back to the electrical domain to complete the process 
ing. 
[0017] This earlier approach therefore adopted 4-to-l sig 
nal-combination ratio in the electrical domain, a ?rst stage of 
l6-to-l signal combination in the optical domain, and a sec 
ond stage of 32-to-l signal combination in the optical 
domain. 
[0018] Although the previous architecture presented a 
functional design that Was expected to meet performance 
goals, the present inventors sought Ways to improve the 
design. Among any number of other approaches considered, 
the inventors serendipitously explored the effect that redis 
tributing the functionality of the second stage beamformer 
might have on the system. In particular, the inventors exam 
ined the effect of handling, in the electrical domain, at least 
some of the signal combination that had previously been done 
in the optical domain. 
[0019] A design Was developed, someWhat surprisingly, 
that reduced the number of optical beamforming stages to 
one. This reduced the number of electrical-photonic domain 
interfaces. Since a loss in signal strength occurs at each elec 
trical/photonic interface, this reduction in the number of elec 
trical-to-photonic interfaces preserves signal strength, 
thereby enhancing system performance. Furthermore, using a 
single photonic stage rather than tWo such stages should 
increase production yield, decrease production costs, 
decrease system integration cost, reduce laser-power require 
ments, and increases antenna design ?exibility. 
[0020] In the illustrative embodiment, the architecture is 
structured to provide: 
[0021] (1) an antenna arranged in discrete tiles compris 
ing 8x8 arrays of antenna elements; 
[0022] (2) electrical-domain processing elements 
arranged to provide a l6-to-l signal-combination ratio 
in front-end processing, Wherein the processing is based 
on groupings containing (i) sixteen antenna elements 
(called “sub-tiles”) and (ii) four antenna elements 
(called “blocks”); 
[0023] (3) a single stage of photonic beamforming, 
Wherein the beamformers are arranged to provide a 
4-to-1 signal-combination ratio and handle all inter-tile 
delay, as Well as some intra-tile delays; and 
[0024] (4) a passive, electrical-domain, signal combiner 
that receives the output from photonic beamforming (32 
signals, considering only one of the tWo polarities; that 
is, one signal per tile), and combines them into 1 signal, 
thereby providing a 32-to-l signal-combination ratio. 
[0025] The illustrative embodiment of invention uses many 
of the same elements and processing operations as past pro 
posals for a phased-array antenna With photonic beamform 
ing (e.g., ampli?cation, frequency doWn conversion, delay, 
polarization conversion, and signal combination). Whatever 
the similarities, the changes in the approach to processing that 
are incorporated in the illustrative embodiment surprisingly 
result in a signi?cantly improved phased-array antenna 
design in terms of both cost and system ?exibility. 
BRIEF DESCRIPTION OF THE DRAWINGS 
[0026] FIG. 1 depicts a block diagram of the system archi 
tecture for a phased-array antenna in accordance With the 
illustrative embodiment of the present invention. 
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[0027] FIG. 2 depicts an embodiment of an antenna for use 
With the phased-array antenna of FIG. 1. 
[0028] FIG. 3 depicts various logical groupings of antenna 
elements of the antenna of FIG. 2. 
[0029] FIG. 4 depicts a high-level block diagram of the 
front end, electrical-domain processing of signals generated 
by the antenna elements of the antenna of FIG. 2. 
[0030] FIG. 5A depicts an embodiment of a ?rst portion of 
the front end, electrical-domain processing elements required 
for the electrical-domain processing of signals from the 
antenna elements. 
[0031] FIG. 5B depicts an embodiment of a second portion 
of the front-end, electrical domain processing elements 
required for the electrical-domain processing of signals from 
the antenna elements. 
[0032] FIG. 6 depicts an embodiment of a photonic beam 
former for use With the phased-array antenna of FIG. 1. 
[0033] FIG. 7A depicts an embodiment of a time-delay 
element for use With the photonic beamformer of FIG. 6, 
Wherein the time-delay element comprises cascaded optical 
ring resonators. 
[0034] FIG. 7B depicts further detail of an optical ring 
resonator for use in the time-delay element of FIG. 7A. 
[0035] FIG. 8 depicts a perspective vieW of the photonic 
beamformer of FIG. 6 as integrated on a single chip. 
[0036] FIG. 9 depicts the salient features of an embodiment 
of an antenna tile of the antenna of FIG. 2, shoWing the 
integration of electronic-processing and photonic-processing 
elements. 
[0037] FIG. 10 depicts H-polariZed signals andV-polariZed 
signals, after photonic beamforming, being directed to 
respective electrical-domain passive signals combiners. 
[0038] FIG. 11 depicts the operation of electrical-domain 
passive signals combiners of FIG. 10 for use With the phased 
array antenna of FIG. 1. 
[0039] FIG. 12 depicts the signal-combination perfor 
mance of the salient elements of the phased-array antenna 
100. 
DETAILED DESCRIPTION 
[0040] The illustrative embodiment of the present inven 
tion is a phased-array receive antenna for Ku-band satellite 
transmission. It Will be appreciated that substantially the 
same antenna architecture can be used to receive both higher 
and loWer frequency-band transmissions. As Will be appreci 
ated by those skilled in the art, When used to receive trans 
missions of such other frequency bands, the siZe of the 
antenna elements Will necessarily be different. Furthermore, 
the number of antenna elements required for the antenna is 
likely to be different than the illustrative embodiment. Addi 
tionally, the design of many of the electrical-domain process 
ing elements may require alteration. After reading this speci 
?cation, those skilled in the art Will be able to make and use a 
phased-array antenna according to the present teachings as 
suitably modi?ed for processing other frequency bands of 
signal transmissions. 
[0041] OvervieW. 
[0042] FIG. 1 depicts a high-level block diagram ofa sys 
tem architecture for phased-array antenna 100 in accordance 
With the illustrative embodiment of the present invention. 
Phased-array antenna 100 comprises antenna 102, front-end 
electrical-domain processing elements 104, photonic beam 
formers 106, and electrical-domain, passive signal combiners 
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108, interrelated as shown. The output from each signal com 
biner 108 is transmitted to one or more satellite receivers. 
[0043] Antenna 102 comprises a plurality of individual 
“antenna elements,” each of generates tWo signals in response 
to receiving an electromagnetic (“EM”) signal, such as a 
Ku-band satellite transmission. Antenna 102 is discussed in 
more detail in conjunction With FIGS. 2 and 3. 
[0044] Front-end processing elements 104 receive the sig 
nals generated by the antenna elements. The front-end pro 
cessing elements perform electrical-domain processing of 
these signals, performing such tasks as signal ampli?cation, 
frequency doWn-conversion, signal delay, signal combina 
tion, and polarity conversion, among any other tasks. Front 
end processing elements 104 are discussed in more detail 
later in this disclosure in conjunction With FIGS. 4 and 
5A-5B. 
[0045] Photonic beamformers 106 receive the electrical 
signals from front-end electrical-domain processing and con 
vert them to the optical domain. The optical signals are 
launched into a netWork of Waveguides that impart signal 
delays and accomplish some signal combination. Photonic 
beamformers 106 are discussed in further detail later in con 
junction With FIGS. 6, 7A, 7B, and 8. 
[0046] Electrical-domain, passive signal combiners 108 
receive, after conversion back to the electrical domain, the 
signals from photonic beamformers 106. The signal combin 
ers, of Which there are tWo in the illustrative embodiment, 
each output a single signal. The tWo output signals, Which 
have orthogonal polarities, are then transmitted to a receiver, 
such as a satellite receiver. 
[0047] DetailedArchitecture. 
[0048] Referring noW to FIG. 2, antenna 102 comprises a 
plurality of individual “antenna elements” 212. An antenna 
element (hereinafter “AE”) is the basic functional unit of 
antenna 102. In the illustrative embodiment, each AE is a 
conventional patch antenna. The patch antenna is sensitive to 
tWo orthogonal polarities of the received signal and provides 
tWo output voltage signals, “X” and “Y,” corresponding 
thereto. Antenna 102 is discussed in more detail in conjunc 
tion With FIGS. 2 and 3. 
[0049] The number of AEs 212 included in an antenna, such 
as antenna 102, is a function of system requirements/target 
speci?cations, Which can be determined by one skilled in the 
art. In the illustrative embodiment, antenna 102 includes 2048 
AEs. AEs 212 are arranged in a someWhat circular pattern. 
The circular pattern is desirable because it tends to minimize 
the distance betWeen (the most remote) antenna elements, 
thereby minimizing signal time delays across the antenna, 
Which must be addressed in the electrical and/or optical 
domains. 
[0050] AEs 212 are organized into aplurality of “tiles” 214. 
In the illustrative embodiment, each tile 214 comprises sixty 
four AEs 212 con?gured as an 8x8 array. This arrangement 
results in thirty-tWo tiles (for 2048 AEs). The tiles are discrete 
elements in the sense that the front-end processing elements 
and the photonics for all of the AEs associated With a particu 
lar tile are located beneath the tile and form an integrated 
structure thereWith. The integration of the electronic and pho 
tonic domain circuits are discussed later in this disclosure in 
conjunction With FIG. 9. 
[0051] Tiles 214 (and underlying electronic and photonic 
circuits) are supported on frame 210, Which can be, Without 
limitation, aluminum. 
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[0052] FIG. 3 depicts certain additional groupings of AEs 
212. The groupings are relevant to an understanding of the 
present invention because electrical interconnections from 
antenna elements 212 to front-end electrical-domain process 
ing elements 104, and from the processing elements to pho 
tonic beamformers 106 Will re?ect such groupings. 
[0053] As depicted in FIG. 3, the 64 AEs of tile 214 are 
logically segregated into four “sub-tiles” 316-1, 316-2, 316 
3, and 316-4, arranged in a 2x2 array. Each sub-tile 316 
includes sixteen AEs 212. Each sub-tile 316 is, in turn, logi 
cally segregated into four “blocks” 318-1, 318-2, 318-3, and 
318-4, arranged in a 2x2 array. Each block 318 comprises 
four antenna elements 212-1, 212-2, 212-3, and 212-4, 
arranged in a 2x2 array. 
[0054] Front-End, Electrical-Domain Processing. 
[0055] FIG. 4 depicts a high-level diagram of front-end 
processing elements 104 and processing accomplished 
thereby for a single tile 214. In the illustrative embodiment, 
front-end processing elements 104 are con?gured to provide 
a signal-combination ratio of l 6-to- l . As depicted, the signals 
from each ofthe four sub-tiles 316-1, 316-2, 316-3, 316-4 are 
separately processed, Wherein the processing generates tWo 
signals for each sub-tile (e.g., H422‘1 and V422'l, etc.). The 
signal processing for each sub-tile 316 is identical to that of 
other sub-tiles and is shoWn for sub-tile 316-1 in FIG. 4. 
[0056] As previously discussed, each sub-tile 316 com 
prises four blocks 318. Thus, sub-tile 316-1 comprises blocks 
318-1, 318-2, 318-3, and 318-4. Each block ofAEs generates 
eight signals (i.e., tWo signals for each of the four AEs in a 
block). The signals from each block 318 are processed by 
substantially identical sets of electronic-domain processing 
elements 420-1, 420-2, 420-3, and 420-4. Processing ele 
ments 420 represent a ?rst portion of front-end processing 
elements 104 for processing the signals generated by the AEs 
of a tile 214. Processing elements 420 are discussed in further 
detail in conjunction With FIG. 5A. 
[0057] With continuing reference to FIG. 4, each of the four 
sets of processing elements 420 generates tWo output signals 
from the eight signals received thereby. As discussed in more 
detail in conjunction With FIG. 5A, one of the output signals 
is “H-” polariZed and the other of the tWo output signals is 
“V-” polariZed. Thus, the four sets of processing elements 
420-1, 420-2, 420-3, and 420-4 collectively output eight sig 
nals, Which are respective signals H420‘1 and V42O'l, H420‘2 
and V42O'2, H420‘3 and V42O'3, and H420‘4 and V42O'4. These 
eight signals are received by electrical-domain processing 
elements 422-1, Which represent the second portion of front 
end processing elements 104 required for processing the sig 
nals generated by the AEs to achieve a l6-to-l signal-combi 
nation ratio. Processing elements 422, Which output tWo 
signals, are discussed in further detail in conjunction With 
FIG. 5B. 
[0058] Front end electronics 104 for handling the process 
ing for a single sub-tile 316 (such as sub-tile 316-1) thus 
receives thirty-tWo signals from 16 AEs 212 (fourAEs in each 
of the four blocks 318) and outputs tWo signals: one H-polar 
iZed signal H422‘1 and one V-polariZed signal V422'l. 
[0059] Recalling that in the illustrative embodiment, each 
tile 214 comprises four sub-tiles 316, processing identical to 
that described above for sub-tile 316-1 is performed for each 
of the three other sub-tiles 316-2, 316-3, and 316-4. The 
thirty-tWo signals from each of those additional sub-tile 
groupings are processed by identical instances of front end 
electronics 104 to yield tWo signals. As such, the processing 
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of signals from sub-tile 316-2 generates signals H422‘2 and 
V422'2, the processing of signals from sub-tile 316-3 gener 
ates signals H422‘3 and V422'3, and the processing of signals 
from sub-tile 316-4 generates signals H‘QO'4 and V4204. 
[0060] In this fashion, front end processing elements 104 
processes the one hundred tWenty-eight signals generated by 
sixty-four AEs of a single tile and outputs eight signals. This 
equates to a signal-combination ratio of l6-to-l. The eight 
signals generated by front-end electronics 104 for one tile 214 
are then converted to the optical domain and processed by 
photonic beamforrners 106. This same processing occurs for 
each tile 214 of antenna 102. 
[0061] In some embodiments, electrical-domain process 
ing elements 420 for a given block 318 of AEs are disposed on 
a single integrated circuit; preferably an application speci?c 
integrated circuit (“ASIC”). In such embodiments, four iden 
tical chips provide the ?rst portion of the processing required 
for each sub-tile 316. Electrical-domain processing elements 
422 for a given sub-tile (i.e., four blocks) are disposed on an 
additional chip. Thus, for each sub-tile 316, front end pro 
cessing elements 104 are disposed on ?ve chips: four of a ?rst 
type (“ASIC-l”) and one ofa second type (“ASIC-2”). Since 
each tile 214 comprises four sub-tiles 316, the chip set for a 
single tile requires sixteen ASIC-l chips and four ASIC-2 
chips. 
[0062] FIG. 5A depicts further details of an embodiment of 
electrical-domain processing elements 420. In particular, this 
Figure depicts a portion of the front-end processing elements 
and the process How for the four “X”-polariZed and four 
“Y”-polariZed signals generated by the fourAEs 212 of block 
318-1. As is clear from FIG. 4, there are three further 
instances of the same process elements to process the signals 
generated from the other three blocks (318-2, 318-3, and 
318-4) of sub-tile 316-1. 
[0063] As depicted in FIG. 5A, the X-polariZed signals and 
the Y-polariZed signals are handled separately. FIG. 5A 
depicts the processing of the tWo signals from a single AE; 
namely AE 212-1. This processing is repeated for the other 
three AEs of block 318-1. 
[0064] The X-polariZed signal is processed, in turn, by loW 
noise ampli?er 530A, doWn converter 532A, and true time 
delay 534A. Similarly, the Y-polariZed signal is processed by 
loW noise ampli?er 530B, doWn converter 532B, and true 
time delay 534B. 
[0065] In some embodiments, such as When addressing 
heavy noise and gain speci?cations, loW noise ampli?ers 
530A and 530B each include tWo cascaded ampli?ers, 
Wherein matching and load netWorks are implemented via 
inductors. Center frequency is advantageously tunable, such 
as via the use of a DAC and a varactor, since it is dif?cult to 
achieve a desired resonance frequency due to uncertainty in 
inductor values. Those skilled in the art Will be able to design 
and use loW noise ampli?ers for use in conjunction With 
phased-array antenna 100. 
[0066] DoWn converters 532A and 532B reduce the fre 
quency of the signal from Ku band (10.7 GHZ to 12.75 GHZ) 
to intermediate frequency (“IF”) in the range of about 0.95 
GHZ to about 3 GHZ, such as via the use of local oscillators, 
in knoWn fashion. Operating at IF, as opposed to higher fre 
quency operation, results in less poWer consumption, a 
reduced chance of oscillations, more accurate signal process 
ing, and simpli?ed design, among other bene?ts. Those 
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skilled in the art Will be able to design and use a doWn 
converter for use in conjunction With phased-array antenna 
100. 
[0067] True time delays 534A and 534B are used to account 
for delays betWeen signals from the four AEs in block 318-1. 
These delays occur because the AEs are spatially displaced 
from one another and receive incoming EM transmissions at 
slightly different times. It is notable that a pure phase shifter 
is not preferred for this application because its use Would 
result in a non-constant group delay over the frequency band. 
[0068] The delay required at this point in the processing is 
quite small, since, in accordance With the illustrative embodi 
ment, the signals being processed are from four adjacentAEs, 
each of Which is physically quite small. To minimiZe any such 
delay, the signals are from four AEs that are spatially posi 
tioned in a 2x2 array, as opposed to four AEs that are posi 
tioned linearly With respect to one another. In some embodi 
ments, the electrical domain true time delay is implemented 
as a second order Bessel LP-?lter. Those skilled in the art Will 
be able to design and use a true time delay for use in conjunc 
tion With phased-array antenna 100. 
[0069] After processing by true time delay 534A, the X-po 
lariZed signal is received by 4-to-l combiner 536A and the 
Y-polariZed signal is received by 4-to-l combiner 536B. 
Combiner 536A receives, after time-delay processing, the 
X-polariZed signal from each of the fourAEs of block 318-1. 
Similarly, combiner 536B receives a time-delayed Y-polar 
iZed signal from each of the four AEs of block 318-1. Com 
biner 536A generates a single X-polariZed signal and com 
biner 536B generates a single Y-polariZed signal. 
[0070] In some embodiments, each of the combiners 536A 
and 536B is implemented via four transconductance ampli? 
ers. These ampli?ers convert voltage to current; each com 
biner receives four voltage signals and generates four current 
signals. The four current signals are summed and fed to a 
resistor to convert the current-domain signal back to the volt 
age domain, thereby generating a single voltage-domain out 
put signal from each combiner. 
[0071] The X-polariZed signal from combiner 536A is con 
verted to an H-polariZed signal and the Y-polariZed signal 
from combiner 536B is converted to a V-polariZed signal via 
polarity converter 538 in conventional fashion. The output 
from polarity converter 538 is thus tWo signals: H-polariZed 
signal H420‘1 and V-polariZed signal V42O'l. 
[0072] Recall from FIG. 4 that the processing identical to 
that performed by processing elements 420-1 for the four 
signals from block 318-1 is also performed by processing 
elements 420-2, 420-3, and 420-4 for signals from respective 
blocks 318-2, 318-3, and 318-4. 
[0073] Referring noW to FIGS. 5B and 4, the eight signals 
(H420—1 and V420—1’ H420-2 and V420—2’ H420-3 and ‘7420-3’ and 
H420‘4 and V42O'4) generated by processing elements 420-1, 
420-2, 420-3, and 420-4 are processed by electrical-domain 
processing elements 422-1. As depicted in FIG. 5B, process 
ing elements 422-1 comprise tWo 4-to-l combiners: com 
biner 544A for combining four H-polariZed signals and com 
biner 544B for combining four V-polariZed signals. Before 
being combined in the combiners, each signal is processed by 
a true time delay. Delays 540-1, 540-2, 540-3, and 540-4 
receive respective H-polariZed signals H4204, H42O'2, H42O'3, 
and H42O'4. Time delays 542-1, 542-2, 542-3, and 542-4 
receive respective V-polariZed signals V42O'l, V42O'2, V420‘3 , 
and V4204. The delays provided by these elements are 
required to account for the spatial displacement betWeen the 
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various blocks 318-1, 318-2, 318-3, and 318-4 ofAEs. Recall 
that true time delays 534A and 534B of processing elements 
420-1, etc., only account for delays betWeen the AEs Within a 
given block. 
[0074] As previously disclosed in conjunction With FIG. 4, 
each combiner 544 outputs one signal: H-polariZed signal 
H422‘l from combiner 544A and V-polariZed signal V422‘l 
from combiner 544B. 
[0075] As previously explained in conjunction With the 
discussion of FIG. 4, four instances of processing elements 
422-1 depicted in FIG. 5B are required to process all one 
hundred tWenty-eight signals from the AEs of a single tile. 
[0076] The processing discussed above in conjunction With 
FIGS. 4, 5A, and 5B, Which is the electrical-domain process 
ing performed by front-end processing elements 104, is per 
formed for each tile 214 of antenna 102. Since the illustrative 
embodiment of antenna 102 has 32 tiles 214, there are thirty 
tWo identical instances of front end processing elements 104. 
The integration of an individual tile 214 and front end pro 
cessing elements 104 associated thereWith is discussed later 
in this disclosure in conjunction With FIG. 8. 
[0077] Having completed the front-end electrical domain 
processing of the signals from the AEs Whereby a l6-to-l 
reduction in the number of signals occurs, the signals are 
ready to be processed by photonic beamformer 106 (see FIG. 
1). 
[0078] The Single Stage of Photonic Beamforming. 
[0079] FIG. 6 depicts photonic beamformers 106-H-i and 
106-V-i. As con?gured, paired photonic beamformers 106 
H-i and 106-V-i collectively process all the signals for an 
individual tile 214. In particular, photonic beamformer 106 
H-i processes the four H-polariZed signals and photonic 
beamformer 106-V-i processes the four V-polariZed signals. 
The photonic beamformers thus provide a 4-to-1 signal-com 
bination ratio. In the illustrative embodiment, thirty-tWo pairs 
of photonic beamformers 106-H-i and 106-V-i are required to 
process the signals generated from all thirty-tWo tiles 214* 
2048 AEs 212iof antenna 102. 
[0080] Photonic beamformers 106-H-i and 106-V-i have 
identical structures. In the embodiment depicted in FIG. 6, 
each beamformer includes optical splitter 652, modulators 
654, and Waveguide region 660. The Waveguiding region 
comprises Waveguides 662, optical junction points 665A/B 
and 667, and time delay elements 664, 666, and 670. In some 
embodiments, such as the one depicted in FIG. 8, a single 
splitter 652 (and a single laser 650) is used forpaired photonic 
beamformers 106-H-i and 106-V-i. 
[0081] Modulators 654 are used to convert the incoming 
signals from the electrical domain to the optical domain. In 
the illustrative embodiment, four modulators 654 are used in 
each beamformer to convert four incoming electrical signals 
to four optical signals. In some embodiments, the modulators 
are implemented Mach-Zehnder devices. In some other 
embodiments, electro-absorption modulators are used. Those 
skilled in the art Will knoW hoW to make and use these and, as 
suitable, other types of modulators for use in conjunction With 
phased-array antenna 100. 
[0082] Laser 650 generates a beam of light, Which is split 
by optical splitter 652 so that a light beam is directed to each 
modulator 654. Since the beamformer is con?gured to receive 
four electrical domain signals, the splitter splits the optical 
beam generated by laser 650 into four optical beams (i.e., a 
1x4 splitter) and delivers the beams to the four modulators 
654. In some embodiments, light propagates from laser 650 to 
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optical splitter 652 via an optical ?ber. In the illustrative 
embodiment, optical splitter 652 is implemented as a surface 
Waveguide. 
[0083] Photonic signals generated by modulators 654 are 
launched into a netWork of Waveguides 662. Referring again 
to FIGS. 4 and 5B, it Will be appreciate that although delays 
have been accounted for as betWeen the blocks of each sub 
tile (i.e., in combiners 544A and 544B), delays betWeen sub 
tiles have not as yet been accounted for in electrical domain 
processing. Indeed, as the processing involves increasingly 
more spatially disparate AEs, the delays necessarily increase. 
Larger delays are more easily addressed in the optical domain 
than the electrical domain. As a consequence, to account for 
delays betWeen sub-tiles (e.g., sub-tiles 316-1, 316-2, 316-3, 
and 316-4), the optical signal generated by each modulator is 
propagated to time delay element 664. An embodiment of 
time-delay element 664 is discussed later in this disclosure in 
conjunction With FIGS. 7A and 7B. 
[0084] After appropriate delays have been applied to the 
optical signals, parallel 2-to-l signal combinations occur at 
optical junctions 665A and 665B. Combining optical signals 
in this fashion is Well knoWn in the art. This reduces the 
number of optical signals from four to tWo. 
[0085] After this four-to-tWo combination, the tWo signals 
are propagated to optional time-delays 666. Like time delay 
element 664, time delay element 666 accounts for delays 
betWeen the antenna elements Within sub-tiles Within a given 
tile. As such, the delays might be fully accounted for by time 
delay element 664. 
[0086] A second 2-to-l signal combination occurs at opti 
cal junction 667. At this point, the one hundred tWenty-eight 
signals originating from the 64 AEs 212 of tile 214-1 of the 
illustrative embodiment have been reduced to tWo signals: 
one H-polariZed optical signal H214‘1 and one V-polariZed 
signal V2l4'l. 
[0087] After the second 2-to-l combination at optical junc 
tion 667, the single H-polariZed optical signal propagating 
through OBFN-H-l encounters ?nal time-delay element 668. 
This time delay element is intended to account for the delays 
experienced at the tile level. The AEs Within different tiles can 
be spatially quite remote from one another, at least compared 
to the delays experienced betWeen sub-tiles or blocks Within 
a given tile. As such, time delay element 668 Will generally be 
required to apply a larger time delay than time delay element 
666 or 664 and a delay that is far longer than those applied in 
the electrical-domain. An embodiment of time-delay element 
668 is discussed beloW in conjunction With FIGS. 7A and 7B. 
[0088] FIG. 7B depicts an embodiment of time-delay ele 
ments 664, 666, and 668. In accordance With the illustrative 
embodiment, a time-delay element is implemented via cas 
caded optical ring resonators, such as resonators 770A and 
770B. It is to be understood that more than tWo optical ring 
resonators can be used to form time-delay elements 664, 666, 
and/or 668. 
[0089] It is knoWn that an optical ring resonator can be used 
to provide a tunable delay. Referring to FIG. 7A, an optical 
ring resonator 770 comprises Waveguide 772, Which can be 
shaped like a “race track,” a heater 774 for (thermo-optical) 
tuning, and tunable poWer coupler 776 for altering the cou 
pling coe?icient of the resonator. 
[0090] In operation, a portion of the optical signal propa 
gating through Waveguide 662 Will evanescently couple to 
ring Waveguide 772. Heater 774 is operable to apply heat to 
the ring, thereby causing it to expand. The alteration in ring 
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size due to heating Will cause a change in the resonance 
frequency of the ring. As such, a different frequency of light 
Will couple to the ring. Tunable power coupler 776 alters the 
amount of poWer (the “amount” of the optical signal) that 
couples to the ring. 
[0091] A single ring resonator 770 provides a tunable delay, 
but it is bandWidth limited. There is a tradeoff betWeen the 
maximum delay achievable and the delay bandWidth. This is 
addressed by using more than one ring resonator; that is, by 
cascading ring resonators 770. See, for example RoeloffZen et 
al, “Ring resonator-based Tunable Optical Delay Line in 
LPCVD Waveguide Technology,” Proc. Symp. IEEE/LEOS 
Benelux Chap, 2005. 
[0092] Those skilled in the art Will knoW hoW to make and 
use optical ring resonators to provide a tunable delay With 
desired performance attributes of maximum delay and delay 
bandWidth. 
[0093] Waveguide region 660, and in particular time-delay 
elements 664, 668, and 670 are preferably implementedusing 
TriPleX brand planar Waveguide technology available from 
LioniX B.V., Enschede, the Netherlands. Waveguides that are 
produced using this technology are capable of achieving loW 
propagation loss and small bend radius (i.e., for the ring 
resonators). 
[0094] System Integration. 
[0095] FIG. 8 depicts a perspective vieW of paired photonic 
beamformers 106-H-i and 106-V-i and ancillary devices. In 
the embodiment depicted in FIG. 8, a single laser 650 delivers 
an optical beam over ?ber 886 to a single 1x8 optical splitter 
652. The splitter delivers an optical beam to each of eight 
modulators 654. The four H-polariZed signals from front end 
electrical-domain processing of one tile 214 (e.g., tile 214-1) 
are conducted over Wire traces 880A to modulator driver 
882A. The driver produces electrical-domain drive signals 
that are conducted over traces 884A to each of the four modu 
lators 654 in beamformer 106-H-i to modulate the optical 
beam provided thereto. Similarly, the four V-polariZed signals 
from front end processing of tile 214-1 are conducted over 
Wire traces 880B to modulator driver 882B. The drive signals 
are conducted over traces 884B to each of the four modulators 
654 of beamformer 106-V-i. The modulators thereby gener 
ate optical signals that are based on the electrical signals from 
the front end. 
[0096] Four optical signals are propagated from modula 
tors 654 over Waveguides 890 to Waveguide region 660 of 
each of the paired beamformers 106-H-i and 106-V-i. The 
signals are processed as previously discussed in conjunction 
With FIG. 6. Beamformer controller 808 controls time delay 
elements 664 and 670 of the beamformers. Temperature con 
troller 808 maintains Waveguide region 660 at substantially 
constant temperature. 
[0097] Splitter 652, modulators 654, and Waveguide region 
660 are supported by silicon common base 802. The silicon 
base is disposed on heat sink 806. PCB 804 is disposed on 
heat sink 806 in a marginal region thereof around the perim 
eter of common base 802. 
[0098] Waveguide region 660 of beamformer 106-H-i 
delivers a single H-polariZed optical signal over Waveguide 
892A to photodetector 894A. Similarly, Waveguide region 
660 of beamformer 106-V-i delivers a single V-polariZed 
optical signal over Waveguide 892B to photodetector 894B. 
Each photodetector, Which is preferably a balanced photode 
tector, converts the received optical signal to an electrical 
signal. The resulting H-polariZed electrical signal is con 
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ducted over trace 896A and off chip to electrical-domain 
passive signal combiner 108-H and the V-polariZed electrical 
signal is conducted over trace 896B and off chip to electrical 
domain passive signal combiner 108-V. 
[0099] FIG. 9 depicts the integration, into module 990, of 
tile 214-1, front-end processing elements 104-1, and beam 
formers 106-H-1 and 106-V-1. 
[0100] As depicted in FIG. 9, AEs 212 composing tile 
214-1 are disposed in/on antenna layer 992-1. Front-end, 
electrical-domain processing elements 104-1 are formed 
in/on layer processing element/routing layer 994-1, Which is 
disposed directly beneath and aligned With antenna layer 
992-1. Processing elements 104-1 provide front-end electri 
cal-domain processing for the signals generated by all AEs 
212 (sixty-four of them in the illustrative embodiment) in tile 
214-1. Electrically-conductive traces (not depicted) in/on 
layer 994-1, and/or front-end, electrical-domain processing 
elements 104-1 of layer 994-1, are electrically coupled to AEs 
212 of antenna layer 992-1. 
[0101] Beneath layer 994-1 is optional electrical-domain 
ampli?cation layer 966-1, Which provides additional signal 
ampli?cation if necessary. If present, layer 966-1 is electri 
cally coupled to electrically-conductive traces in/on layer 
994-1 to receive signals therefrom. Beneath layer 994-1 (or 
996-1 if present) is photonic beamforming layer 998-1, in/ on 
Which photonic beamformers 106-H-1 and 106-V-1 are dis 
posed. Electrically-conductive traces in/on photonic beam 
forming layer 998-1, and/or beamformers 106-H-1 and 106 
V-1, are electrically coupled to electrically-conductive traces 
in/on layer 996-1 if present or electrically-conductive traces 
in/on layer 994-1 iflayer 996-1 is not present. 
[0102] As previously discussed, the front-end electrical 
domain processing and the photonic processing reduce the 
number of signals from each tile 214 to tWo: one electrical 
domain, H-polariZed signal and one electrical-domain, V-po 
lariZed signal. In the illustrative embodiment, there are thirty 
tWo tiles; those tiles therefore generate thirty-tWo 
H-polariZed e-domain signals and thirty-tWo V-polariZed 
e-domain signals. These signals must be combined to provide 
a single H-polariZed signal and a single V-polariZed signal to 
the satellite receiver. This is accomplished, as depicted in 
FIG. 10, via tWo, 32-to-l, electrical domain, passive signal 
combiners 108H and 108V. 
[0103] Passive, Electrical-Domain, Signal Combination. 
[0104] Combiners 108H and 108V have identical struc 
tures. FIG. 11 depicts the functionality of combiners 108; it 
does not depict the actual structure of the combiner. As 
depicted in FIG. 11, thirty-tWo signals are combined in suc 
cessive 2-to-l combination stages in each combiner 108 as 
folloWs: 
[0105] 32->l6->8->4->2->1 
[0106] Combiners 108H and 108V can be implemented 
structurally as “Wilkinson” combiners, Which are Well knoWn 
in the art. Wilkinson combiners/ splitters are passive devices 
that have a simple structure that can be embodied With quar 
ter-Wave transformers and resistors on a PCB. After reading 
this disclosure, those skilled in the art Will knoW hoW to make 
and use an electrical-domain combiner to combine signals in 
conjunction With the illustrative embodiment of the present 
invention. 
[0107] FIG. 12 provides a summary of the performance of 
the various elements of the phased-array antenna 100. 
Assuming that antenna 102 comprises 2048 antenna elements 
212 as in the illustrative embodiment, the antenna generates 



